25

### SPECIFICATION

# TITLE OF THE INVENTION

# BIT ALLOCATION METHOD AND APPARATUS THEREFOR BACKGROUND OF THE INVENTION

- This invention relates to a bit allocation method and apparatus and, more particularly, to a bit allocation method and apparatus for deciding the number of bits and gain to be allocated to each carrier in multicarrier transmission.
- Multimedia services such as the Internet have become widespread throughout society inclusive of the ordinary home and there is increasing demand for early provision of economical, highly reliable digital subscriber line transmission systems and apparatus for utilizing these services.

Enormous expenditures of money and time are required to lay new communication lines. For this reason, a digital subscriber line transmission system in which existing communication lines are utilized to communicate data at high speed. A known example of a technique for providing a digital subscriber line transmission system is xDSL (Digital Subscriber Line). xDSL is a transmission scheme that utilizes a telephone line and is one modulation/demodulation technique. xDSL is broadly divided into symmetric xDSL and asymmetric xDSL. In symmetric xDSL, the upstream transmission rate from the subscriber residence (referred to as the "subscriber side" below) to the accommodating office

Filed by Express Mail (Receipt No. 2003 CON) on 1000 CON CON CON CONTROL OF C (referred to as the "office side" below) and the downstream transmission rate from the office side to the subscriber side are symmetrical; in asymmetric xDSL, the upstream and downstream transmission rates are

- 5 asymmetrical. An example of asymmetric xDSL is ADSL (Asymmetric DSL), and examples of symmetric xDSL are HDSL (High-bit-rate DSL) and SHDSL (Single-pair High-bit-rate DSL). With ADSL, downstream transmission rates are on the order of several Mbps and upstream
- transmission rates are on the order of several hundred kbps. DMT (Discrete Multiple Tone) modulation is standardized as the modulation scheme by ITU-T recommendations.

### ·DMT modulation

DMT modulation will be described with regard to modulation/demodulation in the downstream direction from the office side to the subscriber side.

With DMT modulation, as shown in Fig. 12, a
frequency band of 1.104 MHz is divided into N-number

20 (255) of multicarriers #1 ~ #255 at intervals of Δf
(= 4.3125 KHz). In training carried out before
communication, the S/N ratios of the respective carriers
#1 ~ #255 are measured and it is decided, depending upon
the S/N ratios, with which modulation method among

25 4-QAM, 16-QAM, 64-QAM, 128-QAM ··· modulation methods
data is to be transmitted over each carrier. For
example, 4-QAM is assigned to a carrier having a small
S/N ratio and 16-QAM, 64-QAM, 128-QAM ··· are assigned

successively as the S/N ratio increases. It should be noted that 4-QAM is a modulation scheme in which two bits are transmitted at a time, 16-OAM a modulation scheme in which four bits are transmitted at a time, 64-5 QAM a modulation scheme in which six bits are transmitted at a time, and 128-QAM a modulation scheme in which seven bits are transmitted at a time. Among schemes in which signals are transmitted simultaneously in upstream and downstream directions, a frequencydivision transmission scheme uses carriers #1 - #31 of 10 the 255 carriers for the upstream direction from the subscriber side to the office side, and uses carriers #33 - #255 for the downstream direction from the office side to the subscriber side.

15 Fig. 13 is a diagram useful in describing 16-QAM. Here a serial/parallel converter (S/P converter) 1 stores transmit data, which enters as a bit serial, in a buffer successively four bits at a time and outputs four bits as 2-bit parallel data  $(a_i,b_i)$ ,  $(a_{i+1},b_{i+1})$ . A first 20 binary/quaternary converter 2 converts the parallel data  $(a_i,b_i)$  to four values (-3, -1, +1, +3), and a second binary/quaternary converter 3 converts the parallel data  $(a_{i+1}, b_{i+1})$  to four values (-3, -1, +1, +3). A carrier generator 4 generates a cosine wave cos  $(\omega_c t)$  of 25 frequency  $f_c$  ( $\omega_c = 2\pi f_c$ ), and a phase shifter 5 shifts the phase of the cosine wave by 90° to output a sine wave sin  $(\omega_c t)$ . An AM modulator 6 multiplies the output of the first binary/quaternary converter 2 by the sine

20

25

wave  $\sin (\omega_c t)$ , and an AM modulator 7 multiplies the output of the second binary/quaternary converter 3 by the cosine wave cos  $(\omega_c t)$ . An adder 8 combines the outputs of the AM modulators 6 and 7 and outputs the combined signal. By executing the operation described above, the 16-QAM modulator outputs signals having the illustrated two-dimensional signal point placement (constellation) in accordance with the combination of parallel data  $(a_i,b_i)$ ,  $(a_{i+1},b_{i+1})$ . For example, if data divided into four bits at a time is 1001, 0011, 1100, 0110, the 16-QAM modulator outputs signals (1)  $\rightarrow$  (2)  $\rightarrow$  $(3) \rightarrow (4)$  in the constellation.

Fig. 14 is diagram useful in describing the principle of DMT modulation. Bit-serial transmit data 15 enters an S/P converter 11. From this transmit data, a bit sequence that is to be transmitted within a certain period is stored in an internal buffer of the S/P converter 11 and subsequently is output to a carrier mapper 12. Data transmitted within this fixed period is referred to as a symbol. Since the QAM modulation scheme of each carrier is known, the carrier mapper 12 divides the one symbol's worth of bit sequence  $b_k$ -number of bits at a time in accordance with the QAM modulation scheme of each carrier and inputs the resultant bit sequence QAM modulator 13i of the particular carrier. As a result, the total number of output bits per symbol is  $\sum b_k$  (k = 1 to N). A frequency multiplexer 14 frequency multiplexes the QAM signals output from the

QAM modulators 13i of the respective carriers and outputs the multiplexed signal to a transmission line via a transmission-line drive circuit (not shown).

Here the frequency multiplexer 14 is provided with

an arithmetic unit for implementing an IFFT (Inverse

Fast-Fourier Transform), whereby transmission based upon

DMT modulation is carried out.

Fig. 15 is a functional block diagram of a subscriber line transmission system based upon DMT 10 modulation. Entered transmit data addressed to a subscriber is stored in an amount conforming to the time for one symbol (= 1/4000 s) in a serial-parallel conversion buffer (Serial-to-Parallel Buffer) 10. stored data is divided into transmit bit counts per carrier decided by training in advance and saved in a 15 transmit B&G controller 60. The data is then input to an encoder 20. More specifically, since the QAM modulation scheme of each carrier is known from training, one symbol's worth of a bit sequence is 20 divided  $b_k$  bits at a time, where the bit count  $b_k$ conforms to the QAM modulation scheme of each carrier, and the bits are input to the encoder 20. As a result, the total number of output bits per symbol is  $\sum b_k$  (k = 1 ~ N). The encoder 20 converts each input bit sequence  $b_k$ 25 to signal-point data (signal-point data on a constellation diagram) for performing quadrature amplitude modulation (QAM) and inputs the converted data to an Inverse Fast-Fourier Transform (IFFT) unit 30.

The IFFT unit 30 applies quadrature amplitude modulation to each signal point by performing an IFFT operation and inputs the processed data to a parallel-to-serial conversion buffer (Parallel-to-Serial Buffer) 40. Here a total of 32 samples, namely IFFT output samples 480 ~ 511, are attached to the beginning of a DMT signal as a cyclic prefix. The parallel-to-serial conversion buffer 40 inputs 512 + 32 items of sample data to a D/A converter 50 successively in serial fashion. The D/A converter 50 converts the input digital data to an analog signal at a sampling frequency of 2.208 MHz and sends the analog signal to the subscriber side via a metallic line 70.

On the subscriber side, an A/D converter 80 converts the input analog signal to a 2.208-MHz digital 15 signal and inputs the digital signal to a time domain equalizer (TEQ) 90. The latter applies processing to the input digital data in such a manner that intersymbol interference (ISI) will fall within the cyclic 20 prefix of 32 symbols, and inputs the processed data to a serial-to-parallel conversion buffer 100. The latter stores one DMT symbol's worth of data and subsequently removes the cyclic prefix and inputs one DMT symbol's worth of data to a fast-Fourier transform (FFT) unit 110 25 simultaneously in parallel fashion. The FFT unit 110 implements a fast-Fourier transform and generates (demodulates) 255 signal points. A frequency domain equalizer (FEQ) 120 subjects the demodulated 255 items

900 1 114

15

20

of signal-point data to inter-channel interference (ICI) compensation. A decoder 130 decodes the 255 items of signal-point data in accordance with a receive B&G controller 150, which has values identical with those of the transmit B&G controller 60, and stores the data obtained by decoding in a parallel-to-serial conversion buffer 140. The data is subsequently read out of this buffer in the form of a bit serial. This data constitutes the receive data.

The details of the above-described multicarrier transmission system are disclosed in John A.C. Bingham, "Multicarrier Modulation for Data Transmission: An Idea Whose Time Has Come", IEEE Communications Magazine, Volume 28, Number 5, pp. 5 ~ 14, May 1990.

·Setting of allocated bits

The number of bits allocated to each carrier is decided on the receiving side. Specifically, the number of allocated bits for an upstream signal is decided on the office side and the number of allocated bits for a downstream signal is decided on the subscriber side.

When training is performed, ADSL units on the office and subscriber sides decide the allocated bits in accordance with a protocol referred to as B&G (bit and gain).

Fig. 16 is a diagram useful in describing an

25 overview of the B&G protocol for the downstream

direction. (1) When training is performed, the ADSL

units recognize each other and then the ADSL unit ATU-C

on the office side sends several frequency signals to

15

the opposing ADSL unit ATU-R on the subscriber side.

(2) The ADSL unit ATU-R on the subscriber side

calculates the S/N ratio of each carrier. (3) Next,

the ADSL unit ATU-R on the subscriber side decides the

allocated bits of each carrier based upon the calculated

S/N ratio of each carrier and reports the allocated bits

and transmission level (gain) to the ADSL unit ATU-C on

the office side. (4) The ADSL unit ATU-C on the office

side performs DMT modulation based upon the reported

allocated bits and transmission-level information and

transmits the resultant data.

An example of a method of setting an allocation table indicative of the number of allocated bits and gain of each carrier is disclosed in Peter S. Chow, John M. Cioffi, "Method and apparatus for adaptive, variable bandwidth, high-speed data transmission of a multicarrier signal over digital subscriber lines", USP 5,479,447. The theory on which this is based will now be described in simple terms.

Fig. 17 illustrates the relationship between an S/N-ratio curve (S/N curve), which indicates the ratio of the size of a receive signal for each frequency to the magnitude of noise inflicted upon this receive signal, and number of bits allocated to each carrier.

25 If the S/N ratio at the time of frequency n·f<sub>d</sub> is SNR<sub>n</sub> for a carrier #n whose frequency is n·f<sub>d</sub>, the optimum number b<sub>n</sub> of bits to allocated to the carrier #n is calculated in accordance with the following equation:

211112

 $b_n = \log_2(1 + SNR_n/\Gamma) \tag{1}$ 

where n represents a positive integer that is equal to or less than N and  $f_d$  represents carrier spacing. In the example of Fig. 12, N = 255 and  $f_d$  = 4.3125 kHz hold.

5 Further,  $\Gamma$  represents SNR gap.

The optimum number  $b_n$  of bits in many cases is a decimal number, as indicated by the dashed line in Fig. For example, if the S/N ratio SNR<sub>6</sub> of carrier #6 (= frequency  $6 \cdot f_d$ ) is inserted into Equation (1), the optimum bit count b<sub>6</sub> is about 4.2, which is a decimal. 10 However, the number of bits actually allocated to each carrier can take on only an integral value. Accordingly, the values indicated by the solid line obtained by discarding the decimal part of the 15 calculated values become the numbers of bits actually allocated to the carriers. In the above-mentioned example, four bits, which is the number obtained by discarding the decimal part of 4.2, are allocated to carrier #6. Similarly, bits are allocated to the other 20 carriers upon discarding decimals so that the relationship between carriers and numbers of allocated bits becomes as shown in Fig. 18. It should be noted that when the optimum bit count calculated in accordance with Equation (1) is equal to or greater than 1.0 and 25 less than 2.0, at present not even one bit is allocated, as indicated by Fig. 17. If the maximum limit on allocated bits is five, then, even in a case where the optimum allocated bit count indicated by the dashed line

20

25

in Fig. 17 is six or greater, the number of bits allocated is limited to five, as shown by the solid line in Fig. 17.

In the example set forth above, the number of bits actually allocated to each carrier is decided upon discarding the decimal part. However, a method that utilizes a calculated bit count without discarding the decimal part also is available. For example, in a case where the optimum bit count  $b_6$  is calculated to be about 10 4.2 in accordance with Equation (1), this method finds a power  $\Delta x$  necessary to obtain a total bit count of five by allocating 0.8 bits, stores the power  $\Delta x$  and the allocated bit count (five in this example), which is based upon the power increase, in the receive B&G controller 150 and simultaneously notifies the transmit 15 B&G controller 60 on the transmitting side. It should be noted that if the original power is made 1 by normalization, then changing power by  $\pm \Delta x$  is the same as making the additional gain  $\pm \Delta x$ .

In actuality, when training is performed prior to data communication, the content of an updated receive allocation table is reported from the receiving side to the transmitting side and the bit allocation table of the transmit B&G controller on the transmitting side is updated so as to make its content identical with that of the bit allocation table on the receiving side. Data is transmitted on the transmitting side based upon the updated information in the bit allocation table.

10

15

20

25

this example, transmission with regard to carrier #6 is performed using five bits as the number of allocated bits and  $\Delta x$  as the additional gain. In a case where the additional gain of a carrier is varied and made  $\Delta x$ , the additional gain of another carrier is made  $-\Delta x$  so that the total additional gain of all carriers will be zero. This is because it is necessary to make transmission power uniform for use in linear characteristic components.

With conventional bit allocation, as described above, how much additional gain is necessary to increase the allocation of one bit is calculated from the S/N ratio at the output of the FEQ 120, and the number of allocated bits is calculated in accordance with Equation (1) taking this additional gain into consideration. Though this method does make it possible to obtain a favorable bit allocation by calculating the optimum additional gain, the process through which the optimum additional gain is calculated is complicated and the optimum additional gain and bit allocation cannot be acquired in a short period of time. Thus there is sought a bit allocation method and apparatus through which the optimum additional gain and bit allocation can be calculated in a short time by simplifying the process for finding the additional gain.

# SUMMARY OF THE INVENTION

Accordingly, an object of the present invention make it possible to calculate optimum additional gain

10

15

and bit allocation in a short time.

Another object of the present invention is to make it possible to increase the total number of transmitted bits allocated to the carriers without raising transmission power, thereby improving the transmission capability of a multicarrier transmission apparatus.

A first bit allocation method according to the present invention (1) measures the S/N ratio of each carrier and allocates a number of transmit bits to each carrier based upon the S/N ratio; (2) subsequently decreases the gains of carriers for which the number of allocated bits is equal to a maximum limit number and increases the gains of prescribed carriers other than these carriers; and (3) performs control in such a manner that the sum total of gain increases and the sum total of gain decreases will be equal, wherein the total of number of transmit bits allocated to the carriers is increased.

is decided in dependence upon the S/N ratio of the carrier, the number of allocated bits cannot be increased beyond a maximum limit number regardless of how good the S/N ratio becomes. In other words, a carrier to which the maximum limit number has been allocated has some surplus in terms of gain. Hence, if the surplus gain can be decreased and the gains of other carriers increased, then the total number of allocated bits can be increased. The present invention takes note

10

15

20

25

of this and is capable of increasing the total of number of transmit bits allocated to the carriers without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus.

In this case, a carrier for which gain is increased is made a carrier for which the number of allocated bits is large. This is because the number of bits can be increased by one with a power that is lower for a carrier for which the number of allocated bits is large than for a carrier for which the number of allocated bits is small.

A second bit allocation method according to the present invention (1) measures the S/N ratio of each carrier and allocates a number of transmit bits to each carrier based upon the S/N ratio; (2) subsequently increases the gains of carriers, among carriers to which bits have not been allocated, for which there is a high likelihood that bits will be allocated anew if the gains thereof are increased, and decreases the gains of prescribed carriers other than these carriers; and (3) performs control in such a manner that the sum total of gain increases and the sum total of gain decreases will be equal, wherein the total number of transmit bits allocated to the carriers is increased.

Even if a carrier is one to which even one transmit bit has not been allocated due to an inadequate S/N ratio, it becomes possible to transmit two bits at a

CINE BILLI

15

20

25

stroke if gain is increased (because 1-bit QAM modulation does not exist). Accordingly, if the gain of a carrier to which transmit bits have not been allocated is increased and the gains of other carriers are decreased, the total number of allocated bits can be increased. The present invention takes note of this and is capable of increasing the total number transmit bits allocated to the carriers without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus.

In this case, a carrier for which gain is decreased is made a carrier for which the number of allocated bits is small but other than two. This is because there are cases where if the gain of a carrier for which the number of allocated bits is two is decreased, the number of allocated bits changes from two to zero owing to the decrease in gain. Further, the number of allocated bits can be decreased by one with a power that is larger for a carrier for which the number of allocated bits is small than for a carrier for which the number of allocated bits is large.

A third bit allocation method according to the present invention (1) measures the S/N ratio of each carrier and allocates a number of transmit bits to each carrier based upon the S/N ratio; (2) subsequently decreases the gains of carriers, among carriers to which bits have not been allocated, for which there is little

Allitation of

15

20

likelihood that bits will be allocated anew even if the gains thereof are increased, and increases the gains of prescribed carriers other than these carriers; and (3) performs control in such a manner that the sum total of gain increases and the sum total of gain decreases will be equal, wherein the total number of transmit bits allocated to the carriers is increased.

A carrier to which a transmit bit has not been allocated due to an inadequate S/N ratio and which is not likely to be allocated a bit anew even if gain is increased is a carrier that is useless. Accordingly, if a reduction is made in the gains of carriers, among carriers to which bits have not been allocated, for which there is little likelihood that bits will be allocated anew even if the gains thereof are increased, and if the gains of prescribed carriers other than these carriers are increased, then the total number of allocated bits can be increased. The present invention takes note of this and is capable of increasing the total number of transmit bits allocated to the carriers without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus.

In this case, a carrier for which gain is increased
is a prescribed carrier other than a carrier for which
the number of allocated bits is equal to the maximum
limit number. This is because even if the gain of a
carrier for which the number of allocated bits is equal

 $A + H_{\mathbf{k}} + H_{\mathbf{k}} + H_{\mathbf{k}}$ 

to the maximum limit number is increased, the number of allocated bits does not increase.

Other features and advantages of the present invention will be apparent from the following

5 description taken in conjunction with the accompanying drawings, in which like reference characters designate the same or similar parts throughout the figures thereof.

## BRIEF DESCRIPTION OF THE DRAWINGS

- 10 Fig. 1 is a block diagram illustrating the configuration of a subscriber line transmission system based upon DMT modulation according to the present invention;
- Fig. 2 shows an algorithm of a first bit allocation

  15 method according to the present invention;
  - Fig. 3 is a diagram useful in describing the first bit allocation method according to the present invention;
- Fig. 4 is a table useful in describing number of allocated bits according to the first bit allocation method of the present invention;
  - Fig. 5 is a flowchart of bit allocation processing at the time of training;
- Fig. 6 shows an algorithm of a second bit
  25 allocation method according to the present invention;
  - Fig. 7 is a diagram useful in describing the second bit allocation method according to the present invention;

ellin cii ce ii

- Fig. 8 is a table useful in describing number of allocated bits according to the second bit allocation method of the present invention;
- Fig. 9 shows an algorithm of a third bit allocation method according to the present invention;
  - Fig. 10 is a diagram useful in describing the third bit allocation method according to the present invention;
- Fig. 11 is a table useful in describing number of allocated bits according to the third bit allocation method of the present invention;
  - Fig. 12 is a diagram useful in describing a DMT transmission spectrum according to the prior art;
- Fig. 13 is a diagram useful in describing 16-QAM according to the prior art;
  - Fig. 14 is a diagram useful in describing the principle of DMT modulation according to the prior art;
- Fig. 15 is a functional diagram of a subscriber transmission system which relies upon DMT modulation according to the prior art;
  - Fig. 16 is a diagram useful in describing a B&G protocol according to the prior art;
- Fig. 17 is a diagram useful in describing the relationship among S/N ratio, optimum number of bits and actual allocated number of bits according to the prior art; and
  - Fig. 18 is a table showing the relationship between carriers and numbers of allocated bits according to the

20

prior art.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

# (A) Configuration

Fig. 1 is a block diagram illustrating the

5 configuration of a subscriber line transmission system
based upon DMT modulation according to the present
invention. An xDSL unit 200 on the office side and an
xDSL on the subscriber side are connected for
bidirectional communication by a telephone line

10 (metallic line) 400.

The office-side xDSL unit 200 and the subscriber-side xDSL unit 300 have transmitting sections 210, 310, respectively, each of which has components identical with the components 10 to 50 on the transmitting side shown in Fig. 15, and receiving sections 220, 320, respectively, each of which has components identical with the components 80 to 140 on the receiving side shown in Fig. 15. The office-side xDSL unit 200 further includes a transmit B&G controller 230 corresponding to the transmit B&G controller 60 of Fig. 15, and the subscriber-side xDSL unit 300 further includes a receive B&G controller 330 corresponding to the receive B&G controller 150 of Fig. 15.

Only components for implementing a B&G protocol in the downstream direction are illustrated for the transmit B&G controller 230 and receive B&G controller 330; components for implementing a B&G protocol in the upstream direction are not shown. However, the

engreph con

15

20

25

components for implementing the B&G protocol in the upstream direction are similar to those for implementing the B&G protocol in the downstream direction and portions that can be shared are shared.

The transmit B&G controller 230 has a bit/gain allocation unit 231 for storing a bit allocation table sent from the receive B&G controller 330 and allocating a bit count B and gain G to each carrier; an allocation-table storage unit 232 for storing a bit allocation table; and a bit/gain setting unit 233 for setting the allocated bit count B and gain G in the serial/parallel converter 10 and encoder 20 on a per-carrier basis.

The receive B&G controller 330 includes an S/N measurement unit 331 for measuring the S/N ratio of each carrier based upon the output of the FEQ 120; a bit/gain allocation unit 332 for allocating bit/gain to each carrier based upon the S/N ratio of each carrier; an allocation-table storage unit 333 for storing a correspondence table (bit allocation table) indicating the correspondence between carriers and bit/gain allocated thereto; and an allocated-bit/gain setting unit 334 for setting an allocated bit count B and gain G in the decoder 130 and parallel/serial converter 140 of the receiving section 320. It should be noted that the bit/gain allocation unit 332 sends the generated bit allocation table to the transmit B&G controller 230 via the transmitting section 310, metallic line 400 and receiving section 220 in the order mentioned.

representation

10

15

20

25

## (B) First allocation method

The number of bits allocated to each carrier in multicarrier transmission is decided in accordance with the S/N ratio. However, the number of allocated bits cannot be increased beyond a maximum limit number regardless of how good the S/N ratio becomes. In other words, a carrier to which the maximum limit number has been allocated has gain to spare. Accordingly, if surplus gain of this carrier is decreased and the gains of other carriers increased, then the total number of allocated bits can be increased. This idea forms the basis of the present invention.

Fig. 2 shows the algorithm of a first bit allocation method implemented by the receive B&G controller 330 according to the present invention, and Fig. 3 is a diagram useful in describing the first bit allocation method.

First, bit allocation based upon a well-known method is carried out (step 501) and then the total bit count b\_base, namely the total number of bits, that has been allocated to all carriers is calculated (step 502). With reference to Fig. 3, the bit/gain allocation unit 332 decides an optimum allocated bit count bn (see the dashed line in Fig. 3) in accordance with Equation (1) based upon the S/N ratio curve obtained by the S/N measurement unit 331. The solid line, which is obtained by discarding the decimal part of the optimum allocated bit count indicated by the dashed line, becomes the

10

20

25

number of bits allocated by the already known bit allocation method. It should be noted that if the maximum limit on number of allocated bits is five, the number of bits actually allocated is restricted to five even in a case where optimum number of allocated bits indicated by the dashed line is 6.0 or greater. In accordance with the already known bit allocation method set forth above, bits are allocated to each of the carriers #1 to #12 and b\_base is equal to 35, as illustrated in Figs. 17 and 18 indicative of the prior art.

When the calculation of total bit count b\_base at step 502 is completed, the bit/gain allocation unit 332 checks the range  $\#n_max_1$  to  $\#n_max_k$  of carriers to which bits of the maximum limit number (= 5) have been allocated (step 503). In Fig. 3, the range of carriers to which the maximum limit number of bits have been allocated is #2 to #5, and #4 holds.

Next, the powers of the carriers  $\#n_max_1$  to  $\#n_max_k$  (carriers #2 to #5) are decreased by  $\Delta x$  (for a total power reduction of  $k \cdot \Delta x$ ) (step 504), and the powers of the plurality of carriers having large numbers of allocated bits, which carriers are other than the carriers  $\#n_max_1$  to  $\#n_max_k$  (carriers #2 to #5), are increased up to a total power of  $k \cdot \Delta x$  (step 505). The reason for adopting carriers having large numbers of allocated bits as the carriers for which power is increased is that when the power for increasing the

Apprinter a

20

number of allocated bits by one bit is taken into account, the increase of one bit can be achieved with less power in the case of carriers for which the number of allocated bits is large. It should be noted that if the original power is made 1 by normalization, then increasing or decreasing power by  $\pm \Delta x$  is equivalent to changing gain by  $\pm \Delta x$ .

After the power of each carrier is increased or decreased, the number of allocated bits of each carrier is calculated in accordance with Equation (1) and the sum total b sum of numbers of bits obtained when the decimal parts of the bit counts are discarded is calculated (step 506). This is illustrated by the combinations of arrows and black dots in Fig. 3. The powers of carriers #2 to #5 are decreased by  $\Delta x$  each (for a total decrease of  $4\cdot\Delta x$ ), and the powers of carriers #1, #6, #7, #8 are increased correspondingly by  $\Delta x$  each. In the case of Fig. 3, the number of bits allocated to each carrier becomes as shown in Fig. 4, and b sum is equal to 38. It should be noted that an arrangement may be adopted in which the powers of any three carriers are increased for a total increase of  $4 \cdot \Delta x$  rather than increasing the powers of the carriers #1, #6, #7, #8 by  $\Delta x$  each.

Next, the total bit count b\_base obtained by the known method and the total allocated bit count b\_sum after the power increase/decrease are compared in terms of magnitude (step 507). If b sum > b base holds or k=0

· compression

15

20

25

holds, first bit allocation processing of the present invention is exited (step 508). That is, the bit/gain allocation unit 332 creates an allocation table (see Fig. 4), which includes the number B of bits allocated to each carrier and the additional gain G of each carrier, stores this table in the allocation-table storage unit 333 and then sends the table to the office side from the transmitting section 310.

If it is found that b sum ≤ b base holds ("NO" at step 507), k is reduced (step 509) and the processing from step 503 onward is repeated. In the example of Fig. 4, the carriers of interest are carriers #2 to #5 (k=4) and therefore the number of carriers of interest may be reduced from the high-frequency end, as in the manner #3 to #5 (k=3) or from the low-frequency end, as in the manner #2 to #4 (k=3), by way of example. b sum is obtained again and processing continues until a "YES" decision is rendered at step 507. However, if k=0 is found to hold at step 507, processing is terminated, even if a "YES" decision is not obtained, and bits are allocated in accordance with bit allocation by the known method (where the total number of bits is b base). Furthermore, even in a case where a "YES" decision is rendered at step 507 of Fig. 2 and processing would ordinarily be exited, the number k of carriers of interest may be reduced if desired to search for the optimum bit allocation.

Thus, in accordance with the first bit allocation

15

20

25

invention.

method of the present invention, the total number of transmit bits allocated to carriers can be increased without raising total transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus.

The present invention as set forth above is applied

·Modification

to a case where the transmission capability of a multicarrier transmission apparatus is to be improved. However, the invention can be applied also to bit allocation processing carried out at training of a subscriber line transmission system. Fig. 5 is a flowchart of bit allocation processing executed at the time of training in accordance with the present

In a subscriber line transmission system that relies upon DMT modulation, one symbol period is 1/4000 s (= 250  $\mu$ s) and the symbol is composed of M bits. Accordingly, it is necessary to subject M bits to multicarrier transmission in one symbol period.

At training time, therefore, bit allocation is performed by the known allocation method (step 551) and it is determined whether the allocation of M bits has been achieved (step 552). If M bits could be allocated ("YES" at step 552), bit allocation processing is exited. If M bits could not be allocated ("NO" at step 552), however, then M bits are allocated upon increasing the number of allocated bits by executing processing

25

from step 502 onward in the bit allocation algorithm of Fig. 2 (step 553).

(C) Second allocation method

Fig. 6 shows the algorithm of a second bit allocation method implemented by the receive B&G controller 330 according to the present invention, and Fig. 7 is a diagram useful in describing the second bit allocation method.

First, bit allocation based upon a well-known

10 method is carried out (step 601) and then the total bit count b\_base, namely the total number of bits, that has been allocated to all carriers is calculated (step 602). The example of Fig. 7 is similar to that of the example of Fig. 3 and the details thereof need not be described again. The result of this processing is that bits are allocated to each of the carriers #1 to #12 and b\_base becomes equal to 35, as illustrated in Fig. 17.

When the calculation of total bit count b\_base at step 602 is completed, the range #n\_min\_1 to #n\_min\_k of carriers of interest to which zero bits are allocated is checked (step 603).

A carrier of interest to which no bits are allocated is a carrier, among carriers for which the bit allocation is zero, for which there is a high likelihood that a bit will be allocated anew by an increase in power. In actuality, the higher the frequency, the lower the S/N curve, as illustrated in Fig. 7. This means that the higher the frequency of the carrier, the

•1H•+ H•+ n

greater the possibility that a bit will not be allocated to the carrier. Accordingly, there are many cases where several carriers on the high-frequency side of the carrier of maximum frequency to which bits have been allocated become the carrier range of interest. In Fig. 7, bits have been allocated up to carrier #9; hence, carriers #10 to #11 on the side of higher frequency constitute the range of carriers of interest. In this case, k=2 holds.

10 Next, the powers of the carriers #n min 1 to #n min k (carriers #10 to #11) are increased by  $\Delta x$  (for a total power increase of  $k \cdot \Delta x$ ) (step 604), and the powers of carriers having numbers of allocated bits that are as small as possible, which carriers are other than the carriers #n min 1 to #n min k (carriers #10 to #11), 15 are decreased to a total power of  $k \cdot \Delta x$  (step 605). is assumed here that the carriers for which power is decreased do not include carriers #8 to #9 to each of which two bits have been allocated. The reason for this 20 is that if the power of a carrier for which the number of allocated bits is two is reduced, the number of allocated bits may change from two to zero. Accordingly, a carrier having a small number of allocated bits signifies a carrier to which three bits 25 have been allocated.

After the power of each carrier is increased or decreased, the number of allocated bits of each carrier is calculated in accordance with Equation (1) and the

 $(q_1,\ldots,q_{r+1},\ldots,\omega)$ 

15

20

25

sum total b\_sum of numbers of bits obtained when the decimal parts of the bit counts are discarded is calculated (step 606). This is illustrated by the combinations of arrows and black dots in Fig. 7. The powers of carriers #10 to #11 are increased by  $\Delta x$  each (for a total increase of  $2 \cdot \Delta x$ ), and the powers of carriers #6, #7 are decreased correspondingly by  $\Delta x$  each. It should be noted that it will suffice if the total power reduction is  $2 \cdot \Delta x$ , e.g., the power of either carrier #6 or #7 may be decreased by  $2 \cdot \Delta x$  instead of decreasing the powers of each of carriers #6, #7 by  $\Delta x$ . In the case of Fig. 7, the number of bits allocated to each carrier becomes as shown in Fig. 8, and b\_sum is equal to 37.

Next, the total bit count b\_base obtained by the known method and the total allocated bit count b\_sum after the power increase/decrease are compared in terms of magnitude (step 607). If b\_sum > b\_base holds or k=0 holds, second bit allocation processing of the present invention is exited (step 608). That is, the bit/gain allocation unit 332 creates an allocation table, which includes the number B of bits allocated to each carrier and the additional gain G of each carrier, stores this table in the allocation-table storage unit 333 and then sends the table to the office side from the transmitting section 310.

If it is found that b\_sum ≤ b\_base holds ("NO" at step 607), k is reduced (step 609) and then the

equeros a

processing from step 603 onward is repeated. Then b\_sum is obtained again and processing continues until a "YES" decision is rendered at step 607. It should be noted that even in a case where a "YES" decision is rendered at step 607 of Fig. 6 and processing would ordinarily be exited, the number k of carriers of interest may be reduced if desired to search for the optimum bit allocation.

Thus, in accordance with the second bit allocation

10 method of the present invention, the total number of
transmit bits allocated to the carriers can be increased
without raising total transmission power, thereby making
it possible to improve the transmission capability of a
multicarrier transmission apparatus.

The present invention as set forth above is applied to a case where the transmission capability of a multicarrier transmission apparatus is to be improved. However, the invention can be applied also to bit allocation processing (Fig. 5) carried out at training of a subscriber line transmission system.

(D) Third allocation method

Fig. 9 shows the algorithm of a third bit allocation method implemented by the receive B&G controller 330 according to the present invention, and Fig. 10 is a diagram useful in describing the third bit allocation method.

First, bit allocation based upon a well-known method is carried out (step 701) and then the total bit

egg green

count b\_base, namely the total number of bits, that has been allocated to all carriers is calculated (step 702). The example of Fig. 10 is similar to that of the example of Fig. 3 and the details thereof need not be described again. The result of this processing is that bits are allocated to each of the carriers #1 to #12 and b\_base becomes equal to 35, as illustrated in Fig. 17.

when the calculation of total bit count b\_base at step 702 is completed, the range #n\_min\_1 to #n\_min\_k of carriers of interest to which zero bits are allocated is checked (step 703).

A carrier of interest to which no bits are allocated is a carrier, among carriers for which the bit allocation is zero, for which there is a little

15 likelihood that a bit will be allocated anew even if power is increased. In actuality, among carriers to which zero bits are allocated, carriers belonging to the high-frequency side often constitute the carrier range of interest, as illustrated in Fig. 10. In Fig. 10,

20 carrier #12 on the high-frequency side is the carrier of interest among carriers to which zero bits are allocated. In this case, k=1 holds.

Next, the powers of the carriers  $\#n_min_1$  to  $\#n_min_k$  (carrier #12) are decreased by  $\Delta x$  (for a total power decrease of  $k \cdot \Delta x$ ) (step 704), and the powers of carriers having numbers of allocated bits that are as large as possible, which carriers are other than the carriers  $\#n_min_1$  to  $\#n_min_k$  (carrier #12), are

20

25

increased up to a total power of  $k \cdot \Delta x$  (step 705). It is assumed here that the carriers for which power is increased do not include carriers for which the number of allocated bits is equal to the maximum limit number.

5 The reason for this is that even if the gain of a carrier for which the number of allocated bits is equal to the maximum limit number is increased, the number of allocated bits does not increase. Accordingly, a carrier whose power is increased in one whose number of allocated bits if four in the case of Fig. 10.

After the power of each carrier is increased or decreased, the number of allocated bits of each carrier is calculated in accordance with Equation (1) and the sum total b sum of numbers of bits obtained when the decimal parts of the bit counts are discarded is calculated (step 706). This is illustrated by the combinations of arrows and black dots in Fig. 10. power of carrier #12 is decreased by  $\Delta x$ , and the power of carrier #1 is increased correspondingly by  $\Delta x$ . should be noted that instead of increasing the power of carrier #1 by  $\Delta x$ , power may be increased by a total of  $\Delta x$  by splitting the power increase among two or more carriers. In the case of Fig. 10, the number of bits allocated to each carrier becomes as shown in Fig. 11, and b sum is equal to 36.

Next, the total bit count b\_base obtained by the known method and the total allocated bit count b\_sum after the power increase/decrease are compared in terms

- gr-pr-

of magnitude (step 707). If b\_sum > b\_base holds, third bit allocation processing of the present invention is exited (step 708). That is, the bit/gain allocation unit 332 creates an allocation table, which includes the number B of bits allocated to each carrier and the additional gain G of each carrier, stores this table in the allocation—table storage unit 333 and then sends the table to the office side from the transmitting section 310.

If it is found that b\_sum ≤ b\_base holds ("NO" at step 707), processing is exited. This is because there is no change in result even if the range of the number k of carriers of interest is narrowed.

Thus, in accordance with the third bit allocation method of the present invention, the total number of transmit bits allocated to the carriers can be increased without raising total transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus.

The present invention as set forth above is applied to a case where the transmission capability of a multicarrier transmission apparatus is to be improved. However, the invention can be applied also to bit allocation processing (Fig. 5) carried out at training of a subscriber line transmission system.

In the case described above, the first to third bit allocation algorithms of the present invention are used independently of one another. However, these algorithms

a direction of

can be used in combination.

Thus, in accordance with the present invention, (1) the S/N ratio of each carrier is measured and a number of transmit bits is allocated to each carrier based upon the S/N ratio; (2) subsequently the gains of carriers for which the number of allocated bits is equal to a maximum limit number are decreased and the gains of prescribed carriers other than these carriers are increased; and (3) control is exercised in such a manner 10 that the sum total of gain increases and sum total of gain decreases will be equal. As a result, the total number of transmit bits allocated to the carriers can be increased without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus. 15 this case, a carrier for which gain is increased is made a carrier for which the number of allocated bits is large. The result is that the total number of allocated bits can be increased.

Further, in accordance with the present invention,

(1) the S/N ratio of each carrier is measured and a
number of transmit bits is allocated to each carrier
based upon the S/N ratio; (2) the gains of carriers,
among carriers to which bits have not been allocated,

25 for which there is a high likelihood that bits will be
allocated anew if the gains thereof are increased, are
increased, and the gains of prescribed carriers other
than these carriers are decreased; and (3) control is

rgerite e

20

25

exercised in such a manner that the sum total of gain increases and sum total of gain decreases will be equal. As a result, the total number of transmit bits allocated to the carriers can be increased without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus. In this case, a carrier for which gain is decreased is made a carrier for which the number of allocated bits is small but other than two. The result is that the total number of allocated bits can be increased.

Further, in accordance with the present invention, (1) the S/N ratio of each carrier is measured and a number of transmit bits is allocated to each carrier based upon the S/N ratio; (2) the gains of carriers, among carriers to which bits have not been allocated, for which there is little likelihood that bits will be allocated anew even if the gains thereof are increased, are decreased, and the gains of prescribed carriers other than these carriers are increased; and (3) control is exercised in such a manner that the sum total of gain increases and sum total of gain decreases will be equal. As a result, the total number of transmit bits allocated to the carriers can be increased without raising transmission power, thereby making it possible to improve the transmission capability of a multicarrier transmission apparatus. In this case, a carrier for which gain is increased is a carrier other than a

1 p p 1

carrier for which the number of allocated bits is equal to the maximum limit number. The result is that the total number of allocated bits can be increased.

As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.

Appropria